Enhancements to HPCToolkit for Analysis of CPU and GPU-accelerated Applications

Laksono Adhianto and John Mellor-Crummey Rice University

Scalable Tools Workshop 2025

HPCToolkit Workflow



HPCToolkit New Features and Enhancements

• CPU profiling

• Support for Intel Top-down analysis

• GPU profiling

- Support for AMD, Intel and NVIDIA GPUs
- Access to remote databases
 - Have been used in several hackathon
 - Ongoing work to improve the performance
- Presentation
 - Updated Hpcviewer GUI with new look

Support for Top-Down Model Analysis (TMA)



PERF_METRICS MSR

- Intel PERF_METRICS MSR: a special counter to provide percentages of slots for four TMA level 1 and four TMA level 2 metrics
- Four additional TMA level 2 metrics (Core Bound, Fetch Bandwidth, Machine Clears and Light Operations) can be derived from the metrics
- **Pros**: No need to configure many counters
- **Cons**: Limited granularity, not a precise event, update rate ~1-10ms (observed, not official rate), **not be suitable for fine-grain measurement**



Figure 21-40. PERF_METRICS MSR Definition for 12th Generation Intel® Core™ Processor P-core

Core_Bound = Backend_Bound - Memory_Bound Fetch_Bandwidth = Frontend_Bound - Fetch_Latency Machine_Clears = Bad_Speculation - Branch-Mispredict Light_Operations = Retiring - Heavy_Operation

Tools Supporting Top-Down Analysis

ΤοοΙ	Mode	Built-in top-down levels supported		
Caliper	Counting & Sampling	Level 1-3		
HPCToolkit	Sampling	Level 1-4 (mostly)		
Likwid	Counting	Level 1 (at least)		
Linux Perf stat	Counting	All levels, default level 1-2		
PAPI	Counting	Level 1-2		
Score-P	Counting	Level 1-2		
VTune	Sampling	Level 1-4 and some level 5 & 6		

Issues Top-Down Analysis in Sampling Mode

- Issues with libpfm4
 - Bug in translating from top-down events to perf_event configuration
 - \circ $\,$ $\,$ Fixed in the main branch, but not in the release
 - New TOPDOWN_M pseudo event to use PERF_METRICS MSR
- Issue with Intel perfmon JSON file
 - Incorrect specification of some top-down events: Serializing_Operation, AMX_Busy, and Nop_Instructions
 - Fixed in the main branch
- Issue with Linux v5
 - Unable to group top-down events in sampling mode with perf_events
 - Grouping top-down events works fine in counting mode
 - Fixed in Linux v6

Issue with Linux v5 (case with perf tool)

\$ perf stat -e '{slots,topdown-bad-spec}' /bin/ls
... (success)

\$ perf record -e '{slots,topdown-bad-spec}' /bin/ls
Error: The sys_perf_event_open() syscall returned with 22 (Invalid argument) for event (topdown-bad-spec).

\$ perf record -e '{slots,topdown-bad-spec}:S' /bin/ls
Error: The sys_perf_event_open() syscall returned with 22 (Invalid argument) for event (topdown-bad-spec).

```
$ perf record -e '{slots,cycles,topdown-bad-spec}:S' /bin/ls
...(success)
```

Top-Down Analysis Implementation

- Measurements
 - TMA level 1 and 2: use PERF_METRICS MSR
 - TMA level 3 and 4: use groups of hardware counters as specified in Intel JSON file
 - Avoid using all TMA metrics in JSON file, select only critical ones
 - Test usability of hardware counters before using them
 - CPU_CLK_UNHALTED.THREAD VS CPU_CLK_UNHALTED.THREAD_P
 - Avoid using deprecated counters

OFFCORE_REQUESTS_OUTSTANDING.ALL_DATA_RD **VS** OFFCORE_REQUESTS_OUTSTANDING.DATA_RD

• Profiled with frequency-based sampling + multiplexing (time sharing)

Implementation Challenges



- So many events, so few registers
 - \circ Even worse if SMT is enabled \rightarrow even less registers
 - \circ Multiplexing (time sharing) interpolates the samples \rightarrow inaccuracy \rightarrow uncertainty
- Accuracy issues
 - Some counters may overcount: FP scalars & FP vectors due to FMA instruction
 - Some counters may overlap: Branch resteers with MS switches, L3 hit latency with Contested accesses, ...
- Precision issues
 - PERF_METRICS MSR is not designed for fine-grain measurement, can we mix with precise events?
- Presentation: how to present effectively to users?
 - Calling-context tree + Top-down Metrics + source codes

Profile: single.nooffload.gcc.cpu 🖽 Profile: lulesh2.0			-
Fopdown metrics X			
48.5% Active (I) Topdown metrics of [I] CalcElemFBHour	glassForce		
47.6% Retiring: Sum (I)	-		
V 1.3% Heavy-Operations: Sum (I)			
1.3% Uops Sequencer (I)			
0.0% Few_Uops_Instructions (I)			
46.3% Light-Operations (I)			
29.8% FP-Arithmetic (I)			
0.0% X87-Use (I)			
21.3% Instr-Scalar (I) 8.5% Instr-Vector (I)			
6.5% instr-vector (i) 0.0% Int-Operations (i)			
15.5% Memopprations (I)			
v 0.9% Bad-Speculations (I)			
0.5% Mispredict Sum (I)			
0.7% Misphenet Clears (I)			
51.5% Stall (i)			
 O 1.5 / a Stati (i) O 2.5 // S Frontend-Bound: Sum (i) 			
 Zo 3. Wetch-Latency: Sum (I) If (V) Fetch-Latency: Sum (I) 			
0.3% (Cache-Miss (I)			
0.1% ITLB-Miss (I)			
V 0.7% Branch-Resteer (I)			
0.0% unknown_branch (I)			
1.4% Fetch-Bandwidth (I)			
49.1% Backend-Bound: Sum (I)			
16.0% Memory-Bound: Sum (I)			
5.0% L1-Bound (I)			
0.4% L2-Bound (I)			
0.4% L2-Bound (I) 3.3% L3-Bound (I)			
3.3% L3-Bound (I)			
3.3% L3-Bound (I)			
3.3% L3-Bound (I) ↓ 0.5% DRAM-Bound (I) ↓ 0.2% DRAM-Bandwidth (I)			
3.3% L3-Bound (I) 0.5% DRAM-Bandwidth (I) 0.3% DRAM-Latency (I) 6.7% Store-Bound (I) 0.3% DRAM-Latency (I) 0.			
3.3% L3-Bound (I) ■ 0.5% DRAM-Bound (I) 0.2% DRAM-Bandwidth (I) 0.3% DRAM-Latency (I) 6.7% Store-Bound (I) 33.1% Arith-Divider (I)			
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 6.7% Store-Bound (i) 33.1% Core-Bound (i) 33.1% Arth-Divider (i) 0.0% Serialization (i)			
3.3% L3-Bound (I) ■ 0.5% DRAM-Bound (I) 0.2% DRAM-Bandwidth (I) 0.3% DRAM-Latency (I) 6.7% Store-Bound (I) 33.1% Arith-Divider (I)			
3.3% L3-Bound (I) 0.5% DRAM-Baudwidth (I) 0.3% DRAM-Latency (I) 6.7% Store-Bound (I) 33.1% Arith-Divider (I) 0.0% Serialization (I) 0.0% AMX-Busy (I)			
3.3% L3-Bound (I) 0.5% DRAM-Bandwidth (I) 0.3% DRAM-Latency (I) 6.7% Store-Bound (I) 33.1% Arith-Divider (I) 0.0% Serialization (I) 0.0% AMX-Busy (I) p-down view Bottom-up view Flat view			
3.3% L3-Bound (I) 0.5% DRAM-Bound (I) 0.2% DRAM-Bandwidth (I) 0.3% DRAM-Latency (I) 6.7% Store-Bound (I) 33.1% Arith-Divider (I) 0.0% Serialization (I) 0.0% AMX-Busy (I) p-down view Bottom-up view Flat view			
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.2% DRAM-Latency (i) 6.7% Store-Bound (i) 33.1% Core-Bound (i) 33.1% Core-Bound (i) 33.1% Core-Bound (i) 0.0% Serialization (i)	Total-Slots (I)	Total-Slots (E)	
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 6.7% Store-Bound (i) 3.3.1% Core-Bound (i) 3.3.1% Arith-Divider (i) 0.0% Serialization (i) <td></td> <td> ▼ Total-Slots (E) 20.0% 3.00€+11 </td> <td></td>		 ▼ Total-Slots (E) 20.0% 3.00€+11 	
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 0.3% Store-Bound (i) 3.3.1% Core-Bound (i) 3.3.1% Core-Bound (i) 3.3.1% Core-Bound (i) 3.3.1% Core-Bound (i) 0.0% Serialization (i) 0.0% AMX-Busy (i) opp-down view Bottom-up view File Image: Scope		00.0% 3.00e+11	
3.3% L3-Bound (i) 0.5% DRAM-Bound (i) 0.2% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 6.7% Store-Bound (i) 3.3.1% Core-Bound (i) 3.3.1% Core-Bound (i) 3.3.1% core-Bound (i) 0.0% Serialization (i) <	3.00e+11 10 1.59e+11 5	00.0% 3.00e+11	100.09
3.3% L3-Bound (i) 0.5% DRAM-Bound (i) 0.2% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 6.7% Store-Bound (i) 33.1% Arith-Divider (i) 0.0% Serialization (i) 0.0% AMX-Busy (i)	3.00e+11 10 1.59e+11 5 1.59e+11 5	00.0% 3.00e+11 53.1%	100.09 0.39
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.2% DRAM-Latency (i) 6.7% Store-Bound (i) 33.1% Core-Bound (i) 33.1% Core-Bound (i) 0.0% Serialization (i) 0.0% AMX-Busy (i) p-down view Bottom-up view Flat view Scope Experiment Aggregate Metrics • <thread root=""> • > gomp_thread_start [libgomp.so.10.0]</thread>	3.00e+11 10 1.59e+11 5 1.59e+11 5	00.0% 3.00e+11 53.1% 53.1% 9.18e+08	100.0% 0.3%
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 6.7% Store-Bound (i) 33.1% Core-Bound (i) 33.3.1% Core-Bound (i) 33.3.1% Arth-Divider (i) 0.0% Serialization (i) 0.0% AMX-Busy (i) Scope • Experiment Aggregate Metrics • sthread root> • soop_thread_start [libgomp.so.10.0] • loop at team.c: 139	3.00e+11 10 1.59e+11 5 1.59e+11 5 1.59e+11 5 2.61e+10	00.0% 3.00e+11 53.1% 53.1% 9.18e+08 53.1% 9.18e+08	
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.2% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 6.7% Store-Bound (i) 3.3.1% Core-Bound (i) 3.3.1% Core-Bound (i) 3.3.1% Core-Bound (i) 0.0% Serialization (i) 0.0% Serialization (i) 0.0% AMX-Busy (i) P-down view Bottom-up view File *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ *** @ @ *** @ @ *** @ @ *** @ @ *** @ @ *** @ @ *** @ @ #** @ @ *** @ @ #*** * agomp_thread_start [libgomp.so.10.0] * loop at team.c: 139 *	3.00e+11 10 1.59e+11 5 1.59e+11 5 2.61e+10 2.51e+10 2.51e+10	00.0% 3.00e+11 53.1% 53.1% 9.18e+08 53.1% 9.18e+08 53.1% 9.18e+08 8.7% 5.000 8.4% 8.03e+09 8.4% 2.30e+09	100.0° 0.3° 0.3° 2.7° 0.8°
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.2% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 6.7% Store-Bound (i) 33.1% Core-Bound (i) 33.1% Arith-Divider (i) 0.0% Serialization (i) 0.0% AMX-Busy (i) p-down view Bottom-up view Flat view	3.00e+11 10 1.59e+11 5 1.59e+11 5 2.61e+10 2.51e+10 2.51e+10 1.11e+10	00.0% 3.00e+11 53.1% 53.1% 9.18e+08 53.1% 9.18e+08 8.7% 8.4% 8.03e+09 8.4% 2.30e+09 3.7% 1.11e+10	100.09 0.39 0.39 2.79 0.89 3.79
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 6.7% Store-Bound (i) 33.1% Core-Bound (i) 33.1% Core-Bound (i) 33.1% Core-Bound (i) 0.0% Serialization (i) 0.0% AMX-Busy (i) op-down view Bettom-up view Flat view Scope Experiment Aggregate Metrics < < thread root> * > gomp_thread_start [libgomp.so.10.0] * loop at team.c: 139 * 130 » gomp_team_barrier_wait_end [libgomp.so.1.0.0] * loop at tulesh.cc: 824 * 923 » [I] CalcElemFBHourglassForce lulesh.cc: 726	3.00e+11 10 1.59e+11 5 1.59e+11 5 2.61e+10 2.51e+10 2.51e+10 1.11e+10 1.95e+09	00.0% 3.00e+11 53.1% 53.1% 9.18e+08 8.7% 8.03e+09 8.4% 8.03e+09 3.7% 1.11e+10 0.6% 1.95e+09	100.09 0.39 0.39 2.79 0.89 3.79 0.69
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 6.7% Store-Bound (i) 33.1% Core-Bound (i) 33.1% Core-Bound (i) 33.1% Core-Bound (i) 0.0% Serialization (i) 0.0% Serialization (i) 0.0% AMX-Busy (i) bp-down view Bettom-up view Flat the interview Experiment Aggregate Metrics • sthread root> • somp_thread_start [libgomp.so.1.0.0] • loop at team.c: 139 • 130 > gomp_team_barrier_wait_end [libgomp.so.1.0.0] • loop at tulesh.cc: 824 • 923 > [I] CalcElenFBHourglassForce lulesh.cc: 726 lulesh.cc: 724	3.00e+11 10 1.59e+11 5 1.59e+11 5 2.61e+10 2.51e+10 2.51e+10 1.11e+10 1.95e+09 1.29e+09	00.0% 3.00e+11 53.1% 53.1% 9.18e+08 53.1% 9.18e+08 8.7% 8.4% 8.03e+09 8.4% 2.30e+09 3.7% 1.11e+10 0.6% 1.95e+09 0.4% 1.29e+09	100.09 0.39 0.39 2.79 0.89 3.79 0.69 0.69
3.3% L3-Bound (i) 0.5% DRAM-Bandwidth (i) 0.3% DRAM-Latency (i) 0.3% DRAM-Latency (i) 0.3% StoraBound (i) 33.1% Core-Bound (i) 33.1% Core-Bound (i) 33.1% Core-Bound (i) 0.0% Serialization (i) 0.0% Serialization (i) 0.0% AMX-Busy (i) p-down view Bottom-up view Flat view p-down view Bottom	3.00e+11 10 1.59e+11 5 1.59e+11 5 2.61e+10 2.51e+10 2.51e+10 1.11e+10 1.95e+09	00.0% 3.00e+11 53.1% 53.1% 9.18e+08 8.7% 8.03e+09 8.4% 8.03e+09 3.7% 1.11e+10 0.6% 1.95e+09	100.05 0.35 2.75 0.85 3.75 0.65

GPU Support in HPCToolkit

	ROCm	Level0	CUDA	OpenCL
Profiling GPU Operations	✓	✓	✓	\checkmark
Tracing of GPU operations	✓		~	\checkmark
PC sampling			 ✓ 	
HW counters for kernel launches				
Page migration; scratch space mgmt				
Binary instrumentation		\checkmark		

Key Additions to AMD Rocprofiler-sdk API This Year

- Initialization: rocprofiler_configure/rocprofiler_force_configure
 - Integration with HPCToolkit was surprisingly subtle
 - Either HPCToolkit initialization or rocprofiler_configure callback may occur first
 - HPCToolkit initialization of rocprofiler-sdk triggers rocprofiler_force_configure
 - rocprofiler_configure triggers HPCToolkit initialization
 - Requires a "rendevous" so that all HPCToolkit initialization occurs within prepare_measurement_subsystem and all rocprofiler-sdk initialization occurs in the scope of a callback
- PC sampling configuration
 - Informs a tool which GPUs will be used by a process: enables selective configuration

New Design for HPCToolkit's GPU Monitoring Substrate

- New design supports multiple monitoring threads
- GPU monitoring
 - CUDA: single monitoring thread
 - Level 0 and OpenCL: unspecified threads
 - AMD rocprofiler-sdk supports multiple monitoring threads
 - HW counter reporting
 - PC sample reporting
 - Activity API for reporting GPU operations

Runtime Processing of GPU Measurement Data



Vendor GPU Monitoring Concerns

- Intel Level0 reports distinct GPU binaries per MPI rank!
- Intel's PTI View API is only half complete
 - Provides a completion callback that delivers a sequence of "activity records" for GPU ops
 - Lacking several key capabilities
 - initialization
 - intercept launch of GPU operations (for correlating them with their invocation context)
- AMD GPU OpenMP support is awkward
 - Had to use special ROCm API for monitoring rather than OMPT interface
- NVIDIA Activity API record for a kernel provides only string name
 - Lacks the precise attribution to function objects present in PC samples
 - Requires awkward recording of strings rather than addresses!

Tool Challenges and Approaches

- Tool code in the application namespace: unwanted interactions
 - Dangerous to load a tool's C++ library in application namespace
 - Application and tool may be linked with different C++ libraries
 - Application symbols interfere with tools
 - Some applications use libunwind that conflict with our tools, others define mmap
 - Some versions of bash (e.g. RHEL 8) define getenv, which interferes with tool startup
 - HPCToolkit, rocprofiler-sdk, PAPI, and libpfm all expect libc getenv
- Namespaces in Linux: dlmopen (glibc 2.3.4), LD_AUDIT (glibc 2.4)
- HPCToolkit
 - Uses multiple namespaces to avoid conflicts
 - Uses LD_AUDIT to monitor dynamic library loading and symbol binding

Software Infrastructure Woes

- Thread-local variables aren't not async signal safe
 - <u>https://sourceware.org/glibc/wiki/TLSandSignals</u>
- Pthread keys don't support multiple namespaces!
 - <u>https://sourceware.org/bugzilla/show_bug.cgi?id=24776</u>

- Worse: dynamic linker prior to glibc 2.34 uses pthread key
 - Support for multiple namespaces is broken on Aurora (glibc 2.31)

Pthread Keys don't Support Multiple Namespaces!

```
typedef int (*pthread key create t) (pthread key t *, void (*) (void*));
int main() {
 pthread key t k1, k2;
 int rc = pthread key create(&k1, NULL);
                                                                // create key in the default namespace
 void *h = dlmopen(LM ID NEWLM, "libpthread.so.0", RTLD LAZY); // open libpthread in a new namespace
  assert(h != NULL);
 // find pthread key create in the new namespace
  pthread key create t fn = (pthread key create t)dlsym(h, "pthread key create");
  assert(fn != NULL);
 rc = fn(\&k2, NULL);
                                                                // create a key in the new namespace
  assert(rc == 0);
  assert(k2 != k1);
                                                                // the key is same in both namespaces
 return 0;
                                assert fails on ALL Linux systems
```

Paul Pluzhnikov 2021-11-20 https://sourceware.org/bugzilla/show_bug.cgi?id=24776

Summary

- Support for Top-down analysis
 - HPCToolkit provides metrics in different views and different scopes for procedures, loops or lines
 - Current support: Intel Sapphire Rapids or newer
 - Not supported: E-Core in hybrid architectures
 - Can be extended to other platforms: AMD and ARM and GPUs
 - Ongoing work: handle uncertainty
- Support for new GPU monitoring substrate, rocprofiler-sdk will soon be released
- Need continued engagement with Intel to get a usable PTI-View interface
- Re-engage Linux glibc team about improving support for namespaces, dynamic linking, and LD_AUDIT

Backup Slides

Access to Remote Databases



Multi-producer, Single-consumer, Wait-free Queue

struct Element 18 **function** dequeue (Queue q) 1 2 Element *next, Record r 19 first = atomic_load(&q.head) 3 20 if first is NULL then return NULL 4 struct Oueue 21 successor = atomic_load(&first->next) 5 Element *head, Element *tail 22 if successor is not NULL then 6 23 atomic_store(&q->head, successor) 7 procedure init(Queue q) 24 return first 8 q.head = NULL; q.tail = NULL 25 else if atomic compare exchange(9 26 &g.tail, &first, NULL) 10 procedure enqueue(Queue q, Element e) 27 expected_head = first 11 atomic store (&e.next, NULL) 28 atomic_compare_exchange(&Q.head, 12 previous tail = atomic exchange(&g.tail, e) 29 &expected_head, NULL) 13 if previous_tail is NULL then 30 return first 14 atomic_store(&g.head, e) 31 15 else else 16 atomic_store(&previous_tail.next, e) 32 return NULL 17

Note: sacrifice linearizability for wait-freedom